injection is reported here. The energy of electrons incident on the Si-SiO, interface at the moment of injection has a measurable effect on charge trapping and detrapping processes within the oxide. The trapped charge density decreases with increasing p-well bias. The proposed mechanism for this effect is the interaction of hot electrons injected into the conduction band of the SiO, with trapping sites previously formed in the oxide. The effect is significant in that it allows the possibility of the recovery of degraded devices by further electron injection at higher p-well biases, thus extending the operating lifetime of n-MOSFET devices.
Indexing term7. Semiconductor optoelectronics, Computergenerated holograms, Optical interconnections
By integrating, on a wafer plane, GaAs semiconductor optoelectronic modulators and detectors with computergenerated holograms between then. the potential for in-plane interconnections is proposed. We report the fabrication and characterisation of a binary-phase relief hologram etched in a GaAs wafer using an averaged Fresnel zone plate design to focus light to 2 x 2 spots for array interconnection. Effciencies of 28% for this design or binary CGH etched in GaAs have been achieved, close to the theoretical maximum.
Recent developments in the configuration of optical interconnections for electronic circuits have included lens arrays, on-chip lasers, beam splitters and computer-generated hologram (CGH) elements. The use of CGH has certain advantages over other optical imaging methods in terms of ease of miniaturisation and compatibility with the lithographic device production process, and aberration-free imaging as well. We aim to develop a novel in-plane on-wafer interconnection using a mirror element above the surface of the wafer with the optoelectronic components and CGH integrated all on a wafer, as shown in Fig. 1 . In most papers, the approach has been to use one Fresnel zone plate (FZP) for each detector [I], so that an array of CGHs or FZPs are required. To keep the high packaging density of the modulators and detectors for this application, the whole hologram is designed as a single element. In this letter a GaAs wafer has been chosen for the CGH substrate to fully integrate and be compatible with GaAs electroahsorptive multiple-quantum-well (MQW) modulators which show a high contrast ratio in this region [2] . As part of the system shown in Fig. 1 
where $ R is the phase difference and xi and y; are the coordinates of the ith point source, x, y are the co-ordinates on the hologram, and bt is the initial phase of the ith point source. For simplicity bi = 0. was copied and then etched on to the GaAs wafer. Both dry and wet etching techniques were successful but only plasmaetched samples were used in the experiments described. This enabled the binary-phase relief hologram to he formed on the surface, and this was then metallised with approximately 20nm of gold to increase the reflectivity. We fabricated five different depth samples (Ai4 = 166, 175, 185, 220, 225nm), all with a diameter of 2.1 mm.
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Fig. 3 Intensity profile plot offocal spots in image plane
The intensity profile plot of the focal spots was obtained by using a frame grabber to store the image plane from a C C D camera, with the hologram illuminated at normal incidence (Fig. 3) . The results of the experimental sample (i/4 = 166 nm) and design values (1/4 = 158nm) are presented in Table 1 . The efficiency was measured by recording the maximum intensity of the four spots (62.5pm separation) through a 150pm pin hole in front of a power meter. The total intensity was measured by positioning a mirror in place of the CGH and measuring the intensity of a 2"-diameter spot of light on the detector. The ratio of the 4-spot intensity (f 1 order) and the total intensity from the mirror was used to evaluate the efficiency. The best experimental elliciency was measured to he 28% with an experimental measurement error of 6%, and this result is discussed later. To calibrate the measuring system a USAF-1951 standard resolution target was imaged and the pixel size and tolerance calculated. From these data the uniformity was calculated using ( I , -AImx)/Ia, where I, is the average peak intensity and AImx is the change in peak intensity. This result (98%), together with the intensity plot in Fig.  3 , shows very uniform spot array intensity. The spot separation (60.6 f 3pm) was measured by counting the number of pixels between peak spot values and calculating the dimension. The signal/noise ratio (SNR) of 24dB was found by taking the ratio of the maximum spot intensity to the average noise level. The focal length and spot diameter were measured to be 35" 1 mm and 28.5pm f 3pm, respectively, both of which are larger than the design values. This is consistent with the basic focal relationship, with an increase in focal length giving an increase in spot size.
The averaged F Z P hologram element can be considered to he a superposition of diffraction gratings in x and y and a Fresnel zone plate, as can be seen in Fig. 2 . The zone plate focuses the light to a spot, while the two diffraction gratings in r and y diffract the focal spot to four points at the f 1 order position in both x and y. The overall efficiency of the averaged Fresnel zone plate lens is given by and is the product of the efficiency of the diffraction grating elements in x and y (vi and q 2 ) and the zone plate effciency q 3 . The cosine term represents the change in efficiency with variation in grating depth (J./4) [SI. The efficiency of each diffraction grating element contains the + 1 order and -1 order terms, so 2qi is required and q, = 40.5%, which is derived from a sinc function [l] . The zone plate term qs also has a maximum efficiency of 40.5%. The maximum theoretical value of the efficiency for this design is 26.6%. Fig. 4 shows a plot of efficiency against phase difference for theoretical values (eqn. 2) and five experimental plots of different quarterwavelength depth samples. The experimental results match closely the theoretical values, and the measured efficiency, 28%, of the 166 nm sample is close to the maximum theoretical limit of 26.6%. In conclusion, we have fabricated averaged F Z P binary holograms on a GaAs wafer to focus incident light to a 2 x 2 spot array. The diffraction effciency (28%) is close to the theoretical maximum, and small spot separations (62 pm), along with high uniformity (98%). have been obtained. With these results we have proposed a method for integrating optical interconnection elements and optoelectronic device arrays on a single GaAs wafer. To implement practical interconnection set-ups it will be necessary to improve the effciency, increase the number of spot arrays and fabricate off-axis designs. To implement these improvements it is necessary to fabricate multilevel-phase holograms and design elliptical zone plate patterns for off-axis operation. 61, i.e . high on/off ratio, simplicity of structure, compatibility to electronic circuits and highspeed operation. Cascadability to other optical logic gates requires that the wavelength of the input beam to the gate is equal to or shorter than that of the output beam. The thermal stability of the reflection-type gate is superior to that of the transmission-type gate, and it may be mounted on a heat sink.
We have studied an optical logic device based on the PNPN-type optoelectronic integrated functional device (OFD) with a reflection-type structure. This device also has the ability of a long-to-short-wavelength conversion. Twodimensional optical AND/OR logic operation was achieved using a 16 x 16 O F D array.
Principle of operation:
The O F D consists of a light-emitting diode and a phototransistor with internal optical feedback from the light-emitting diode to the phototransistor. They are stacked on a substrate alternately. The most important benefit of this device is that the two parts are independently constructed, in contrast with other PNPN-type devices [2, 31.
Therefore the device parameters of each part can be optimised independently. Fig. I shows the structure and the equivalent circuit of the OFD. Incident light on the O F D reaches through the light-emitting diode to the phototransistor. The bandgap of the active layer of the light-emitting diode is wider than that of the collector and the base layer of the phototransistor, so that the wavelength of the output light is shorter than the longest wavelength detectable to the phototransistor. Therefore, the optical feedback from the light-emitting diode to the phototransistor appears due to the absorption of emitted light in the phototransistor. This device can also be used as a long-to-short-wavelength convertor. Because of this feedback, the O F D shows light input/output characteristics with a threshold. When the intensity of the light input to the O F D exceeds the threshold value, the light output increases from the OFF-state to the ON-state sustained without light input, due to the optical feedback. When both the light inputs have an intensity above the threshold, the device operates as an optical OR gate. On the other hand, when neither intensity of the two inputs exceeds the threshold and the sum of the two does, the device operates as an optical AND gate.
Experimentul results: The OFD array is grown on n-type GaAs substrate using metal organic chemical vapour deposition as follows: an n-GaAs buffer layer (l.Opm, 1 x l O ' *~m -~) , an n-A1,.,Gao.,As :mitter layer (l.Opm, 1 x 10'' c m -3 ) a GaAs spacing layer (0,05pm, 5 x 10i4cm-'), a p-GaAs base layer (O.lpm, 3 x 10i4cm-'), an n-GaAs collector layer (l.Opm, 3 x 10i5cn-3), an n-AI,,Ga,,As cladding layer (l.Opm, 2 x ~O " C I I~~) , an n-A1,,Ga0,As active layer (0.2pm, 8 x 10i6cm-3) a p-AI, .Ga0 ,As cladding layer (I.Opm, 1 x 10i9cm-'), and a p-GaAs contact layer (0.2pm, 1 x 1019cm-3). A 130pm x 130pm mesa structure is made by conventional wet etching. AuZu/Au metal is used as the contact on the p-GaAs contact layer. The n-type contact of AuGe/Ni/Au metal is used on the back side of the wafer. The light input/output window opens on reaching the p-cladding layer, which is 60pm in size, and the distance between the adjacent devices is 30pm. The 16 x 16 O F D array size is about 2.7 mm x 2.7 mm including bonding pads. The single-element O F D typically represents 745 nm peak wavelength of the light output, a break-over voltage of 5.5 V and a holding current of 150pA. Here, the break-over voltage is defined as the maximum voltage which holds the device in the OFF-state, and the holding current as the minimum current which holds the device in the ON-state. When each element of the O F D array is irradiated individually, the standard deviation of the light input to turn on each device is about 6% subject to the condition that the applied voltage and the load resistance are fixed. While all the elements of the O F D array are irradiated simultaneously, the average holding current of an O F D element is about 660pA, which is about four times larger than that irradiated individually. This is because of the nonuniformity of the current supplied from the bonding pads through the p-type contact metal to each element of the O F D array, i.e. the current flows easily through the O F D in the peripheral area near the bonding pads, but it does not flow easily through the O F D in the centre of an array far from the pads, since the resistance of the p-type contact metal connecting each device increases with the distance from the pads. As a result, the average holding current for each element of the O F D array is nominally increased. Fig. 2 shows the optical system set-up used to perform optical logic. The incident beams from two laser diodes are collimated with a lens, pass through a mask (SM1, SM2),
